PCB layout Engineer

Location: Bangalore, India

# **Job Details:**

## Job Description:

The Role and Impact:

As a PCB Layout Engineer, you will play a critical role in designing and delivering printed circuit boards (PCBs) for a wide range of innovative electrical systems. You will be responsible for preparing layouts, detailed drawings, and schematics using advanced engineering design software and ECAD tools. Your contributions will directly impact the quality, reliability, and performance of Intel's products, ensuring they meet multidisciplinary requirements and industry standards.

Business Group:

Joining Intel's Silicon and Platform Engineering Group (SPE), you will be part of a team that drives innovation by enabling world-class silicon and platform solutions. This group is dedicated to advancing the design and development of cutting-edge technologies and systems for Intel's diverse product portfolio, supporting the company's broader mission of delivering high-performance computing solutions to customers worldwide.

Key Responsibilities:

\- Design and deliver PCB layouts for rigid and flexible circuit boards, ensuring high-density, high-speed, mixed-signal, analog, digital, and RF designs meet platform-level requirements.
\- Prepare detailed drawings, schematics, and final design packages for PCB fabrication, including assembly drawings and documentation.
\- Define and implement design guidelines, specifications, and best-known methods to optimize manufacturing, reliability, and cost efficiency.
\- Collaborate with electrical design, packaging, manufacturing, thermal, and mechanical teams to drive continuous improvements in PCB design processes.
\- Interface with signal and power integrity teams to deliver high-quality PCB designs that meet stringent performance requirements.
\- Conduct feasibility studies, component placement, and trace routing, ensuring compliance with fabrication and assembly specifications.
\- Provide guidance on vendor fabrication capabilities and contribute to improving design methods for scalability and efficiency.

## **Qualifications:**

Qualification:

• Bachelor of Engineering
• Experience in the Domain: 05-08 years
• Hands on experience in Cadence Allegro Library and Layout Tool

Version 23.1 and 24.1\]

• Hands on experience in developing and validating Logical Symbol and Physical Footprint creation using Allegro
• PCB Design Editor HDL/EDM/Librarian including Allegro Design Workbench and CES.
• Added knowledge of mechanical tools like Creo /Solidworks /AutoCad is preferable
• Knowledge of Parts and Components
• Intense knowledge of CES, Stackup, board cross section, impedance details, Components and specifications
• Capabilities of delivering PCB CAD Layout of High Density-High Speed, Mixed, Analog, Digital, RF Designs, Flex Designs etc.
• Must have hands on experience in HDI micro via technology in Allegro
• Basic knowledge of Signal integrity, Power Integrity, EMI/EMC,
• Mechanical and Thermal analysis with respect to PCB board layout

DFA, DFM and DFT knowledge to adhere to Quality assurance

• Valor experience along with other Gerber viewer tool knowledge
• Automation and Skill scripting knowledge
• Additional knowledge of IPC standards, guidelines, methodologies, Mechanical specifications and processes

• We encourage talented individuals who are ready to embrace challenges and make a lasting impact to apply for this position. Join our team to shape the future of technology and drive meaningful advancements in PCB design.

## Job Type:

Experienced Hire

## Shift:

Shift 1 (India)

## Primary Location:

India, Bangalore

## Additional Locations:

## Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

## Position of Trust

N/A

**Work Model for this Role**

This role will require an on-site presence. \* Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Intel’s official careers website. Find your next job and take on projects that shape tomorrow’s technology.

[Benefits](http://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003)

[Internships](http://intel.wd1.myworkdayjobs.com/External/page/f7af6f4ab7131001ecc380a588ca0000)

[Life at Intel](http://intel.wd1.myworkdayjobs.com/External/page/6042070b79e01001f04fa9b468070000)

[Locations](http://intel.wd1.myworkdayjobs.com/External/page/6c3f41ef6b4f1000ad687b2597d20000)

[Recruitment Process](http://intel.wd1.myworkdayjobs.com/External/page/03febd61d61810018e4f0aa38fd10003)